1.
Sheetal Kaul. STRATEGIES FOR REDUCING POWER CONSUMPTION DURING IC TESTING: POWER-AWARE DFT IN PRACTICE. se [Internet]. 2026Jan.30 [cited 2026May24];4(1):23-31. Available from: https://iphopen.org/index.php/se/article/view/425