[1]
Sheetal Kaul, “STRATEGIES FOR REDUCING POWER CONSUMPTION DURING IC TESTING: POWER-AWARE DFT IN PRACTICE”, se, vol. 4, no. 1, pp. 23–31, Jan. 2026.