(1)
Sheetal Kaul. STRATEGIES FOR REDUCING POWER CONSUMPTION DURING IC TESTING: POWER-AWARE DFT IN PRACTICE. se 2026, 4, 23-31.